On the robustness of single-loop sigma-Delta modulation
نویسندگان
چکیده
Sigma–delta modulation, a widely used method of analog-to-digital (A/D) signal conversion, is known to be robust to hardware imperfections, i.e., bit streams generated by slightly imprecise hardware components can be decoded comparably well. We formulate a model for robustness and give a rigorous analysis for single-loop sigma–delta modulation applied to constant signals (dc inputs) for time cycles, with an arbitrary (small enough) initial condition 0, and a quantizer that may contain an offset error. The mean-square error (MSE) of any decoding scheme for this quantizer (with 0 and the offset error known) is bounded below by 1 96 . We also determine the asymptotically best possible MSE as for perfect decoding when 0 = 0 and 0 = 1 2 . The robustness result is the upper bound that a triangular linear filter decoder (with both 0 and the offset error unknown) achieves an MSE of 40 3 . These results establish the known result that the (1 ) decay of the MSE with is optimal in the single-loop case, under weaker assumptions than previous analyses, and show that a suitable linear decoder is robust against offset error. These results are obtained using methods from number theory and Fourier analysis.
منابع مشابه
Performance Scrutiny of Two Control Schemes Based on DSM and HB in Active Power Filter
This paper presents a comparative analysis between two current control strategies, constant source power and generalized Fryze current, used in Active Power Filter (APF) applications having three different modulation methods. The Hysteresis Band (HB) and first-order Delta-Sigma Modulation (DSM) as well as the second-order DSM is applied. The power section of the active power filter is viewed as...
متن کاملSelf-Dithered Digital Delta-Sigma Modulators for Fractional-N PLL
Digital delta-sigma modulators (DDSMs) applied in fractional-N frequency synthesizers suffer from spurious tones which undermine the synthesizer’s spectral purity. We propose a solution featuring no hardware overhead while achieving equivalent spur elimination effect as using LFSR-dithering. This method can be implemented on MASH and single-loop DDSMs of 3rdand 2nd-order. key words: Digital del...
متن کاملEfficient Linearisation of Sigma-Delta Modulators using Single-Bit Dither
Sigma-delta modulation, where a single-bit quantiser is embedded within a negative feedback loop (Fig. 1), is now a commonly-used technique for implementing high-resolution analogue-to-digital and digital-toanalogue converters (DACs), principally because of a favourable insensitivity to component tolerancing [1]. Single-bit quantisation generates relatively high levels of quantisation noise, he...
متن کاملTime-Mode Signal Quantization for Use in Sigma-Delta Modulators
The rapid scaling in modern CMOS technology has motivated the researchers to design new analog-to-digital converter (ADC) architectures that can properly work in lower supply voltage. An exchanging the data quantization procedure from the amplitude to the time domain, can be a promising alternative well adapt with the technology scaling. This paper is going to review the recent development in t...
متن کاملSimulation of Micromachined Inertial Sensors with Higher-Order Single Loop Sigma-Delta Modulators
Micromachined capacitive inertial sensors incorporated in sigma-delta force-feedback loops have been proven to improve linearity, dynamic range and bandwidth, and also provide a direct digital output. Previous work mainly focused on using only the sensing element to form a 2order single loop sigma-delta modulator ( M ). Therefore, the advantages of higher-order (4-order and 5-order) single loop...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEEE Trans. Information Theory
دوره 47 شماره
صفحات -
تاریخ انتشار 2001